


# Architecting Always-On, Context-Aware, On-Device AI Using Flexible Low-power FPGAs

Deepak Boppana – Senior Director Product & Segment Marketing  
Gordon Hands – Director Solutions Marketing

# Rapidly Emerging Edge Computing Trend

Driven by Latency, Privacy, and Bandwidth Limitations



Unit growth for edge devices with AI will explode increasing over 110% CAGR over the next five years – *Semico Research*

# Always-on, On-device AI Applications

## Human Presence Detection Example



### Smart Home Appliance

LCD turns on when needed



### Consumer Electronics

TV turns off when no one is present



### Smart DoorBell

Rings automatically when needed



### Vending Machine

LCD turns on when needed



### Security Camera

Alerts when intruder present, not a cat



### Smart Doors

Opens when person is present

# Always-on, On-device AI Applications

## Other Examples



**Smart speakers**

Key phrase detection



**Retail store cameras**

Face tracking



**Selfie drones**

Face tracking



**Toll gate camera**

Vehicle classification



**Machine vision**

Object counting



**After market  
automotive cameras**

Speed sign detection

# Always-on, On-device AI Requirements


Unmet Need for Ultra-Low Power, Scalable, and Flexible Inferencing




**Few mWs of  
Power Consumption**




**Few \$s of BOM Cost Adder**




**Few mm<sup>2</sup> of Board Area**



**Flexible Legacy Interface Support**




**Customized  
Performance/Accuracy**




# Flexible and Scalable Inferencing at the Edge

From under 1 mW to 1 W with Lattice sensAI




# Stand-alone, Integrated FPGA Solution



- Always-on, integrated solutions on ECP5 or iCE40 UltraPlus FPGA
- Low latency and secure implementation
- Small form factor packages from 5.5 mm<sup>2</sup> to 100 mm<sup>2</sup>




# FPGA as Activity Gate to ASIC/ASSP




- iCE40 UltraPlus FPGA for always-on detection of key-phrases or objects
- Wakes-up a high performance ASIC/ASSP for further analytics only when required
- Reduces overall system power consumption

# FPGA as a Co-Processor to MCU




- Scalable performance/power with ECP5 based neural network acceleration
- ECP5 based IO flexibility to seamlessly interface to on-board legacy devices including sensors
- Low-end MCU for flexible system control


# Delivering Edge CNN Acceleration in Lattice FPGA



# CNN Accelerator IP Architecture




# CNN Compact Accelerator IP Architecture




# Translating Trained Neural Network Into Lattice CNN Accelerator Instructions

## 1. Load




## 2. Review




## 3. Analyze

Layer	Signal Data Format	Required Memory (B)
conv1	1024	1024
conv2	1024	1024
conv3	1024	1024
conv4	1024	1024
conv5	1024	1024
conv6	1024	1024
conv7	1024	1024
conv8	1024	1024
conv9	1024	1024
conv10	1024	1024
conv11	1024	1024
conv12	1024	1024
conv13	1024	1024
conv14	1024	1024
conv15	1024	1024
conv16	1024	1024
conv17	1024	1024
conv18	1024	1024
conv19	1024	1024
conv20	1024	1024
conv21	1024	1024
conv22	1024	1024
conv23	1024	1024
conv24	1024	1024
conv25	1024	1024
conv26	1024	1024
conv27	1024	1024
conv28	1024	1024
conv29	1024	1024
conv30	1024	1024
conv31	1024	1024
conv32	1024	1024
conv33	1024	1024
conv34	1024	1024
conv35	1024	1024
conv36	1024	1024
conv37	1024	1024
conv38	1024	1024
conv39	1024	1024
conv40	1024	1024
conv41	1024	1024
conv42	1024	1024
conv43	1024	1024
conv44	1024	1024
conv45	1024	1024
conv46	1024	1024
conv47	1024	1024
conv48	1024	1024
conv49	1024	1024
conv50	1024	1024
conv51	1024	1024
conv52	1024	1024
conv53	1024	1024
conv54	1024	1024
conv55	1024	1024
conv56	1024	1024
conv57	1024	1024
conv58	1024	1024
conv59	1024	1024
conv60	1024	1024
conv61	1024	1024
conv62	1024	1024
conv63	1024	1024
conv64	1024	1024
conv65	1024	1024
conv66	1024	1024
conv67	1024	1024
conv68	1024	1024
conv69	1024	1024
conv70	1024	1024
conv71	1024	1024
conv72	1024	1024
conv73	1024	1024
conv74	1024	1024
conv75	1024	1024
conv76	1024	1024
conv77	1024	1024
conv78	1024	1024
conv79	1024	1024
conv80	1024	1024
conv81	1024	1024
conv82	1024	1024
conv83	1024	1024
conv84	1024	1024
conv85	1024	1024
conv86	1024	1024
conv87	1024	1024
conv88	1024	1024
conv89	1024	1024
conv90	1024	1024
conv91	1024	1024
conv92	1024	1024
conv93	1024	1024
conv94	1024	1024
conv95	1024	1024
conv96	1024	1024
conv97	1024	1024
conv98	1024	1024
conv99	1024	1024
conv100	1024	1024

## 4. Compile



## 5. Simulate



# On-device AI – Complex Optimization

<div> <div>Design Factors</div> <div>Attributes</div> </div>	Device		Network		
	# of Engines	Local Memory	Input Size	Number of Multipliers	Bit Widths
Power (W)					
Device Size					
Performance (fps)					
Accuracy (%)					
Small Object (% fov)					



**Correlation Between Design Factors and Product Attributes**

# Examples for Illustration

	Architecture	Number of Multiplications	Input Size	Quantization
Face Detection	VGG style	290,816	32*32*3	16-bit fixed point
	VGG style	14,353,920	90*90*3	16-bit fixed point
Human Presence Detection	VGG style	8,570,880	64*64*3	16-bit fixed point
	VGG style	338,558,976	128*128*3	16-bit fixed point




# Image Based Neural Networks on Lattice FPGAs



# Image Based Neural Networks Lattice Hardware




Himax HM01B0 UPduino Shield



Embedded Vision Development Kit


# Face Detect Implementations

## 32 x 32 Input




\* Running at 5 frames per second

## 90 x 90 Input




# Human Presence Detect Implementations

64 x 64 Input



\* Running at 5 frames per second

128 x 128 Input



# Bringing It Together

		Device Size / Power / Performance			
Network	Smallest Object	UltraPlus 1 – 7 mW* 5.5 mm <sup>2</sup>	ECP5-25 0.5 W 100 mm <sup>2</sup>	ECP5-45 0.6 W 100 mm <sup>2</sup>	ECP5-85 0.8 W 100 mm <sup>2</sup>
Face Detection 32 x 32 Input	50%	465	3360	4511	5251
Face Face Detection 90 x 90 Input	20%	--	28	82	101
Human Presence Detect 64 x 64 Input	20%	18	115	161	338
Human Presence Detect 128 x 128 Input	10%	--	2.3	3.5	5.4

\* Running at 5 frames per second

# Summary

- AI at the edge solves real world problems
- FPGAs can implement AI standalone or in conjunction with other components
- sensAI stack components provide edge AI building blocks
  - Silicon, soft IP, tools, development boards & reference designs
- Configurable engine size and bit widths coupled with multiple target devices allows system optimization
  - 1 mW – 1 W
  - 5.5 mm<sup>2</sup> – 100 mm<sup>2</sup>

# Resources

Please visit [latticesemi.com/sensAI](http://latticesemi.com/sensAI) for more information and downloads

- 4 ECP5 Based Reference Designs / Demonstrations – Free
- 4 iCE40 Based Reference Designs / Demonstrations – Free
- CNN Accelerator IP – Free Evaluation
- CNN Compact Accelerator IP – Free
- Neural Network Compiler – Free
- Embedded Vision Development Kit – \$199 Promotional Price
- Himax HM01B0 UPduino Shield – Available November ~\$49

# Empowering Product Creators to Harness Embedded Vision



The Embedded Vision Alliance ([www.Embedded-Vision.com](http://www.Embedded-Vision.com)) is a partnership of 90+ leading embedded vision technology and services suppliers, and solutions providers

Mission: Inspire and empower product creators to incorporate visual intelligence into their products

The Alliance provides low-cost, high-quality technical educational resources for product developers

Register for updates at [www.Embedded-Vision.com](http://www.Embedded-Vision.com)

The Alliance enables vision technology providers to grow their businesses through leads, ecosystem partnerships, and insights

For membership, email us: [membership@Embedded-Vision.com](mailto:membership@Embedded-Vision.com)





# Join us at the Embedded Vision Summit

May 20-23, 2019—Santa Clara, California


*The only industry event focused on enabling product creators to create “machines that see”*

- *“Awesome! I was very inspired!”*
- *“Fantastic. Learned a lot and met great people.”*
- *“Wonderful speakers and informative exhibits!”*

**Embedded Vision Summit 2019 highlights:**

- Inspiring keynotes by leading innovators
- High-quality, practical technical, business and product talks
- Exciting demos of the latest apps and technologies

Visit [www.EmbeddedVisionSummit.com](http://www.EmbeddedVisionSummit.com) to sign up for updates



# Q & A

---

Thank you